















F3T Block Diagram








Note.AMD suggest :If
AMD SI is not used,tha
SID pin can be N.C and
SIC should have a 300
Ohm to VSS.







For DDR2 add/cmd refer to split plane.



REV .
TYPE

U3A

MEM_MA_ADD0[0:15]

MEM_MA_ADD1

MEM_MA_ADD2

MEM_MA_ADD3

MEM_MA_ADD4

MEM_MA_ADD5

MEM_MA_ADD6

MEM_MA_ADD7

MEM_MA_ADD8

MEM_MA_ADD9

MEM_MA_ADD10

MEM_MA_ADD11

MEM_MA_ADD12

MEM_MA_ADD13

MEM_MA_ADD14

MEM_MA_ADD15

MEM_MA_BANK0

MEM_MA_BANK1

MEM_MA0_CS#0

MEM_MA0_CS#1

MEM_MA0_CLK#1

MEM_MA0_CLK#2

MEM_MA0_CKE#0

MEM_MA0_CKE#1

MEM_MA0_CAS#

MEM_MA0_CAS#

MEM_MA0_WE#

MEM_MA0_ODT#0

MEM_MA0_ODT#1

MEM_MA_DM#0[0:7]

MEM_MA_DM#1

MEM_MA_DM#2

MEM_MA_DM#3

MEM_MA_DM#4

MEM_MA_DM#5

MEM_MA_DM#6

MEM_MA_DM#7

MEM_MA_DQS#0

MEM_MA_DQS#1

MEM_MA_DQS#2

MEM_MA_DQS#3

MEM_MA_DQS#4

MEM_MA_DQS#5

MEM_MA_DQS#6

MEM_MA_DQS#7

MEM_MA_DQS#8

MEM_MA_DQS#9

MEM_MA_DQS#10

MEM_MA_DQS#11

MEM_MA_DQS#12

MEM_MA_DQS#13

MEM_MA_DQS#14

MEM_MA_DQS#15

MEM_MA_DQS#16

MEM_MA_DQS#17

MEM_MA_DQS#18

MEM_MA_DQS#19

MEM_MA_DQS#20

MEM_MA_DQS#21

MEM_MA_DQS#22

MEM_MA_DQS#23

MEM_MA_DQS#24

MEM_MA_DQS#25

MEM_MA_DQS#26

MEM_MA_DQS#27

MEM_MA_DQS#28

MEM_MA_DQS#29

MEM_MA_DQS#30

MEM_MA_DQS#31

MEM_MA_DQS#32

MEM_MA_DQS#33

MEM_MA_DQS#34

MEM_MA_DQS#35

MEM_MA_DQS#36

MEM_MA_DQS#37

MEM_MA_DQS#38

MEM_MA_DQS#39

MEM_MA_DQS#40

MEM_MA_DQS#41

MEM_MA_DQS#42

MEM_MA_DQS#43

MEM_MA_DQS#44

MEM_MA_DQS#45

MEM_MA_DQS#46

MEM_MA_DQS#47

MEM_MA_DQS#48

MEM_MA_DQS#49

MEM_MA_DQS#50

MEM_MA_DQS#51

MEM_MA_DQS#52

MEM_MA_DQS#53

MEM_MA_DQS#54

MEM_MA_DQS#55

MEM_MA_DQS#56

MEM_MA_DQS#57

MEM_MA_DQS#58

MEM_MA_DQS#59

MEM_MA_DQS#60

MEM_MA_DQS#61

MEM_MA_DQS#62

MEM_MA_DQS#63

MEM_MA_DQS#64

MEM_MA_DQS#65

MEM_MA_DQS#66

MEM_MA_DQS#67

MEM_MA_DQS#68

MEM_MA_DQS#69

MEM_MA_DQS#70

MEM_MA_DQS#71

MEM_MA_DQS#72

MEM_MA_DQS#73

MEM_MA_DQS#74

MEM_MA_DQS#75

MEM_MA_DQS#76

MEM_MA_DQS#77

MEM_MA_DQS#78

MEM_MA_DQS#79

MEM_MA_DQS#80

MEM_MA_DQS#81

MEM_MA_DQS#82

MEM_MA_DQS#83

MEM_MA_DQS#84

MEM_MA_DQS#85

MEM_MA_DQS#86

MEM_MA_DQS#87

MEM_MA_DQS#88

MEM_MA_DQS#89

MEM_MA_DQS#90

MEM_MA_DQS#91

MEM_MA_DQS#92

MEM_MA_DQS#93

MEM_MA_DQS#94

MEM_MA_DQS#95

MEM_MA_DQS#96

MEM_MA_DQS#97

MEM_MA_DQS#98

MEM_MA_DQS#99

MEM_MA_DQS#100

MEM_MA_DQS#101

MEM_MA_DQS#102

MEM_MA_DQS#103

MEM_MA_DQS#104

MEM_MA_DQS#105

MEM_MA_DQS#106

MEM_MA_DQS#107

MEM_MA_DQS#108

MEM_MA_DQS#109

MEM_MA_DQS#110

MEM_MA_DQS#111

MEM_MA_DQS#112

MEM_MA_DQS#113

MEM_MA_DQS#114

MEM_MA_DQS#115

MEM_MA_DQS#116

MEM_MA_DQS#117

MEM_MA_DQS#118

MEM_MA_DQS#119

MEM_MA_DQS#120

MEM_MA_DQS#121

MEM_MA_DQS#122

MEM_MA_DQS#123

MEM_MA_DQS#124

MEM_MA_DQS#125

MEM_MA_DQS#126

MEM_MA_DQS#127

MEM_MA_DQS#128

MEM_MA_DQS#129

MEM_MA_DQS#130

MEM_MA_DQS#131

MEM_MA_DQS#132

MEM_MA_DQS#133

MEM_MA_DQS#134

MEM_MA_DQS#135

MEM_MA_DQS#136

MEM_MA_DQS#137

MEM_MA_DQS#138

MEM_MA_DQS#139

MEM_MA_DQS#140

MEM_MA_DQS#141

MEM_MA_DQS#142

MEM_MA_DQS#143

MEM_MA_DQS#144

MEM_MA_DQS#145

MEM_MA_DQS#146

MEM_MA_DQS#147

MEM_MA_DQS#148

MEM_MA_DQS#149

MEM_MA_DQS#150

MEM_MA_DQS#151

MEM_MA_DQS#152

MEM_MA_DQS#153

MEM_MA_DQS#154

MEM_MA_DQS#155

MEM_MA_DQS#156

MEM_MA_DQS#157

MEM_MA_DQS#158

MEM_MA_DQS#159

MEM_MA_DQS#160

MEM_MA_DQS#161

MEM_MA_DQS#162

MEM_MA_DQS#163

MEM_MA_DQS#164

MEM_MA_DQS#165

MEM_MA_DQS#166

MEM_MA_DQS#167

MEM_MA_DQS#168

MEM_MA_DQS#169

MEM_MA_DQS#170

MEM_MA_DQS#171

MEM_MA_DQS#172

MEM_MA_DQS#173

MEM_MA_DQS#174

MEM_MA_DQS#175

MEM_MA_DQS#176

MEM_MA_DQS#177

MEM_MA_DQS#178

MEM_MA_DQS#179

MEM_MA_DQS#180

MEM_MA_DQS#181

MEM_MA_DQS#182

MEM_MA_DQS#183

MEM_MA_DQS#184

MEM_MA_DQS#185

MEM_MA_DQS#186

MEM_MA_DQS#187

MEM_MA_DQS#188

MEM_MA_DQS#189

MEM_MA_DQS#190

MEM_MA_DQS#191

MEM_MA_DQS#192

MEM_MA_DQS#193

MEM_MA_DQS#194

MEM_MA_DQS#195

MEM_MA_DQS#196

MEM_MA_DQS#197

MEM_MA_DQS#198

MEM_MA_DQS#199

MEM_MA_DQS#200

MEM_MA_DQS#201

MEM_MA_DQS#202

MEM_MA_DQS#203

MEM_MA_DQS#204

MEM_MA_DQS#205

MEM_MA_DQS#206

MEM_MA_DQS#207

MEM_MA_DQS#208

MEM_MA_DQS#209

MEM_MA_DQS#210

MEM_MA_DQS#211

MEM_MA_DQS#212

MEM_MA_DQS#213

MEM_MA_DQS#214

MEM_MA_DQS#215

MEM_MA_DQS#216

MEM_MA_DQS#217

MEM_MA_DQS#218

MEM_MA_DQS#219

MEM_MA_DQS#220

MEM_MA_DQS#221

MEM_MA_DQS#222

MEM_MA_DQS#223

MEM_MA_DQS#224

MEM_MA_DQS#225

MEM_MA_DQS#226

MEM_MA_DQS#227



MEM_MA_DQS#228



MEM_MA_DQS#229



MEM_MA_DQS#230

MEM_MA_DQS#231


MEM_MA_DQS#232



3.5 MEM_MA_ADD[0:15] 
3.5 MEM_MA_BANK[0:2] 

3.6 MEM_MB_ADD[0:15] 
3.6 MEM_MB_BANK[0:2] 



Layout Note: Place one cap close to every 2 pullup resitors terminated to +0.9V









Route CPU_THRM_DA and CPU_THRM_DC on the same layer

OTHER SIGNALS
 15 mils
 GND
 10 mils
 H_THERMDA(10 mils)
 10 mils
 H_THERMDC(10 mils)
 10 mils
 GND
 15 mils
 OTHER SIGNALS

Avoid FSB Power

2nd source
P/N:02G190009020




Title : C51M HT_CPU


Engineer: JAY TSAI

Size	Project Name	Rev
C	F3T	2.0
Date: Monday, May 29, 2006	Sheet 9 of 74	


Polarity
Inversion:PE0_TX2,3,6,7,8,11/PE0_TX#2,3,6,7,8,11




LCD Power




LCD LVDS Interface




BIOS BACK_OFF#: When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.



INVERTER Interface



USB PORT 6 for USB CAMERA



PANEL ID1 = 1 : WSXGA+ 1680x1050
PANEL ID1 = 0 : WXGA 1280x800
PANEL ID0 RESERVE FOR VENDOR

<Variant Name>



Title : LVDS & INVERTER

<OrgName>

Engineer: JAY TSAI

Size

Project Name

Custom

F3T

Rev

2.0


Date: Monday, May 29, 2006

Sheet

14

of

74



D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A

A

D

C

R1.1

B

A

A

A


A


D


C


R1.1

B
















MDC CONN.




MINI PCIEX CONNECTOR




BLUETOOTH CONNECTOR





SATA_HDD





HDD




CD-ROM







TYPE	JP	UK	US
KID1	H	H	L
KID2	L	H	L




R2.0 4_28
Mount BIOS IC

PLCC32 Socket PN:
12G04300032F


ISA ROM

SST-PLCC32 4Mbits Flash ROM
PN:05G001014110(+3.3V)




EC ADC Battery

R2.0
4_20




EC Hardware Strap


strap value sampled after
VSTBY power up reset



BADDR[1:0]
No pull up:
The register pair to access PNPCFG is
002Eh and 002Fh.
Ext 10K up on BADDR0:
The register pair to access PNPCFG is
004Eh and 004Fh.
Ext 10K up on BADDR1:
The register pair to access PNPCFG is
determined by EC domain registers
SWCBALR and SWCBAHR.





SHBM
No pull up:
disable shared memory with host BIOS
Ext 10K up:
enable shared memory with host BIOS



PPEN
No pull up:
Normal
Ext 10K up:
KBS interface pins are switched
to parallel port interface for
in-system programming.



Adaptor






NEW CARD SOCKET


!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V



3 IN 1 CARD READER SOCKET







```
R2.0 4_19
P/N change from 12G340001911 to
12G340001920
```





LAN PORT


PHY_AVDD18





LPC DEGUG
CONNECTOR









R2.0 4_27
ME change T.P switch from
12G09103004E to 12G09103004P




for Cap. Lock




for Num Lock



for Scroll Lock




For SATA/IDE LED




R2.0 4_27
LED 1,2,3,5,6,7,8 P/N change from
07G015700021 to 07G015700341
LED 4 P/N change from
07G015700024 to 07G015700064


TOUCH PAD SWITCH




For POWER LED




For BT LED




For WireLess LED




For BATTERY LED




R2.0
Delete T/P LED
circuit



Without Battery & Pull out Adapter




DC Power Jack




Note:Reserved

FOR LEFT UNDER




FOR FAN



FOR FAN




FOR RIGHT UP



R2.0

4_20


FOR FAN
Fix Hole
position





temp_3704_mh14

temp_3704_mh14

FOR CPU



FOR VGA




FOR SCREW HOLE







11 PCIEG_RXP[0:15]
11 PCIEG_RXN[0:15]
11 PCIEB_RXP[0:15]
11 PCIEB_RXN[0:15]

2nd source
P/N: 02G190009710

N.V suggest ,Dual layout










Polarity
Inversion: PCIEB_RXP1,2,4,6,10,14/PCIEB_RXN1,2,4,6,10,14




<Variant Name>


INFINEON 03G151236111 DDR2 16M*16-2.5 1.8V INFINTEON/HYB18T256161AFL-25
HYNIX 03G151236210 DDR2 16M*16-2.5 1.8V HYNIX/HY5PS561621AFL-25
SAMSUNG 03G151236112 DDR2 16M*16-2.5 1.8V SAMSUNG/K4N56163QC-ZC25






U25B



JAY1110:Change form +0.9VS to +1.8V for G73M









GPIO0, 1 - Hot Plug Detect (For DVI)
GPIO2 - Panel backlight brightness (PWM),
GPIO3 - Panel power enable
GPIO4 - Panel backlight ON/OFF
GPIO5 - GPU VID0
GPIO6 - GPU VID1
GPIO7 - GPU VID2 or MEM VID
GPIO8 - Thermal diode ALERT
GPIO9 - Fan control
GPIO11 - HDTV enable


Internal Pull-down is invalid.

N.V suggest
,Dual layout
with R




RN1701 Swapable





SWAPABLE




R1.1

+0.9VS_G73M

FBA CMD/ADDR Termination

SWAPABLE



+0.9VS_G73M


R1.1

FBC CMD/ADDR Termination

<Variant Name>


		Title : G73M-Termination	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name		Rev
Custom	F3T		2.0
Date: Monday, May 29, 2006		Sheet	47 of 74

R2.0 SLI



"1" =TV
"0" =VGA

MCP51
GPIO6















Used to detect load on the undriven output.
Detect whether a display(VGA or TV) is actually present.

BY Pass CRT




To support monochrome VGA display monitor detection.






5	4	3	2	1								
<div>R2.0</div> <div>Delete Test Parts</div>												
<div><div><div>ASUS®</div><div>Title : test</div></div><div><div><OrgName></div><div>Engineer: <OrgAddr1></div></div><table><tr><td>Size</td><td>Project Name</td><td><Doc></td><td>Rev</td></tr><tr><td>A</td><td>P/N</td><td><OrgAddr2></td><td>2.0</td></tr></table><div>Date: Monday, May 29, 2006Sheet 51 of 74</div></div>					Size	Project Name	<Doc>	Rev	A	P/N	<OrgAddr2>	2.0
Size	Project Name	<Doc>	Rev									
A	P/N	<OrgAddr2>	2.0									


5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	<Doc>		1
P/N		<OrgAddr2>	
Date: Monday, May 29, 2006		Sheet 52 of 74	

	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	

		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	<Doc>		1
	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006		Sheet	53 of 74

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size A	Project Name <div> <div><Doc></div> <div><OrgAddr2></div> </div>		Rev 1
Date: Monday, May 29, 2006		Sheet 54 of 74	



Title : test

<OrgName>

Engineer: *<OrgAddr1>*

Size

A

Project Name
P/N


<Doc>
<OrgAddr2>

Rev	
1	


Date: Monday, May 29, 2006

Sheet 55 of 74

	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	

		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	<Doc>		1
	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006		Sheet	56 of 74

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	<Doc>		1
P/N		<OrgAddr2>	
Date: Monday, May 29, 2006		Sheet 57 of 74	



Title : test

<OrgName>

Engineer: <OrgAddr1>

Size

Project Name

<Doc>

Rev

A

	P/N
--	-----


<OrgAddr2>

1


Date: Monday, May 29, 2006

Sheet 58 of 74

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	<Doc>		1
P/N		<OrgAddr2>	
Date: Monday, May 29, 2006		Sheet 59 of 74	


	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	


		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	P/N		1
Date: Monday, May 29, 2006		Sheet 60 of 74	


<Doc>

<OrgAddr2>












<Variant Name>



AC_BAT_SYS	AC_BAT_SYS	14,39,61,62,63,64,65,66,68,71
BAT	BAT	29,68,70,71
+5VAO	+5VAO	62,64
+5V0	+5V0	37,62,63,64,65,66,71
+5V	+5V	2,5,14,35,36,48
+5VS	+5VS	8,15,19,20,21,22,27,28,36,37,48,49,50,61
+3VA	+3VA	2,9,14,16,19,24,28,37,38,64,65,71
+3VAO	+3VAO	64
+3V0	+3V0	62,64
+3VSUS	+3VSUS	17,18,19,20,24,26,32,33,36,37,38,49,50,62,63,65,70
+3V	+3V	14,17,24,26,36,45,50
+3VS	+3VS	2,5,6,8,11,12,13,14,15,16,17,18,19,20,21,22,24,26,27,28,30,31,32,34,36,37,48,49,50,61,63,64
+3VS_G73M	+3VS_G73M	15,36,41,44,45,46,50,64
+12VSUS	+12VSUS	62,64
+12V	+12V	8,22,32,35,36,64
+12VS	+12VS	14,15,22,36,37
+2.5V0	+2.5V0	64
+2.5VS	+2.5VS	2,9,12,13,15,36,64
+2.5VS_G73M	+2.5VS_G73M	36,44,46,64
+1.8V0	+1.8V0	63,64,65
+1.8V	+1.8V	2,4,5,6,9,36,65
+1.8VS	+1.8VS	13,36
+1.8VS_G73M	+1.8VS_G73M	36,42,43,44,46,64
+1.5VSUS	+1.5VSUS	18,20,64
+1.2VSUS	+1.2VSUS	64
+1.2V0	+1.2V0	63,64
+1.2VS	+1.2VS	9,10,11,13,16,20,36,50,63
+1.2VS_HT	+1.2VS_HT	2,4,9,13,36,63
+1.2VS_G73M	+1.2VS_G73M	36,41,42,43,64
+VCORE	+VCORE	4,61
VGA_VCORE	VGA_VCORE	41,66
+0.9V	+0.9V	4,7,36,65
+0.9VS_G73M	+0.9VS_G73M	36,43,44,47,50,64
+5VCHG	+5VCHG	68,71
+5VLCM	+5VLCM	37,71
+2.5VREF	+2.5VREF	63,71



<Variant Name>

ASUSTECH		Title : POWER_LOAD_SYSTEM	
Size		Engineer: Adams_Lin	
Custom		Rev 1.0	
Date: Monday, May 29, 2006		Sheet 67 of 74	





R2.0



11/23:Change P/N and footprint use 12G200010909

5	4	3	2	1
D				D
C				C
B				B
A				A

NOTE 1

The level shifter for the signals from us: CPU_RST, CPU_PWGD, HT_STOP outputs from C51, these 3 signals are bi-directional signals and we may use the input the portion of the I/O buffer. We confirmed 1.8V is in the area that is may not be recognized correctly.

NOTE 2 ROM Strap Block Location

The ROM Strap logic is implemented in the subtractive device in the system. This ensures that there is the minimum amount of logic between the subtractive device and the system BIOS, thus reducing the portions of the design that must come up operating correctly on reset. The companion MCP needs only PCI_CLK and the LPC bus to come up before it can complete its ROM Strap. C51 needs the Hypertransport link to the companion MCP to come up before the ROM Strap can begin. This link boots to a fixed frequency and relies on the clock from the companion MCP so it should require no additional configuration to start up.

NOTE 3 Getting Pointers to Safe or User Tables

The first read by the ROM Strap logic is to read a fixed address to get a pointer to the BIOS table. There are two pointers—one for the Safe table and one for the User table. The C51 will always read from the User table, but the companion MCP may override it and force it to read from the Safe table. The C51 will be unaware that this has occurred, but will receive a pointer to the Safe table instead of the User table. The C51 will always check that the table has the magic value 2B16D065h as the first entry in the table..

Note: The User and Safe tables may reside at any address in the ROM BIOS image. There are no restrictions for data alignment for any of these tables; they may appear at any byte-aligned

NOTE 4

1. What is "Defer shut down"?
Ans:The signal is used only in system with more than one MCP51 (master/slave).
The master will wait for the slave (via this pin) before shutting down.

NOTE 5

2. Why is 4.7uF necessary for VCC_RTC?
Ans: VBAT input consumes much more power (10~20 times more) when the chip is powered up. 10uA is only when it is powered by battery.

NOTE 6

Battery discharge current is 6A.

